Browsing by Author CERDEIRA, Antonio

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 11 of 11
Issue DateTitleAuthor(s)
20113D simulation of triple-gate MOSFETs with different mobility regionsCONDE, Jorge; CERDEIRA, Antonio; PAVANELLO, Marcelo A.; PAVANELLO, M. A.; KILCHYTSKA, V.; FLANDRE, Denis
2005Advantages of the Graded-Channel SOI FD MOSFET for Application as a Quasi-Linear ResistorCERDEIRA, Antonio; ALEMÁN, Miguel; PAVANELLO, Marcelo A.; MARTINO, João Antonio; VANCAILLIE, Laurent; FLANDRE, Denis
2010Application of the Symmetric Doped Double-Gate Model in Circuit Simulation Containing Double-Gate Graded-Channel TransistorsCONTRERAS, Esteban; CERDEIRA, Antonio; ALVARADO, Joaquin; PAVANELLO, Marcelo A.
2013Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless TransistorsCERDEIRA, Antonio; CUETO, Magali Estrada; INIGUEZ, Benjamin; TREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2014Compact core model for Symmetric Double-Gate Junctionless TransistorsCERDEIRA, Antonio; AVILA, F.; INIGUEZ, Benjamin; DE SOUZA, Michelly; PAVANELLO, Marcelo A.; CUETO, Magali Estrada
2015Compact model for short-channel symmetric double-gate junctionless transistorsAVILA, FERNANDO; CERDEIRA, Antonio; PAZ, Bruna Cardoso; CUETO, Magali Estrada; INIGUEZ, Benjamin; Pavanello, Marcelo Antonio
2019Compact Modeling of Triple Gate Junctionless Mosfets for Accurate Circuit Design in a Wide Temperature RangePavanello, Marcelo A.; CERDEIRA, Antonio; Doria, Rodrigo Trevisoli; RIBEIRO, Thales Augusto; HERRERA, FERNANDO AVILA; ESTRADA, MAGALI
2015Double-gate junctionless transistor model including short-channel effectsPAZ, Bruna Cardoso; AVILA, FERNANDO; CERDEIRA, Antonio; Pavanello, Marcelo Antonio
2008Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturationDORIA, Rodrigo Trevisoli; CERDEIRA, Antonio; RASKIN, Jean Pierre; FLANDRE, Denis; PAVANELLO, Marcelo A.
2010Harmonic Distortion of Unstrained and Strained FinFETs Operating in SaturationDORIA, Rodrigo Trevisoli; CERDEIRA, Antonio; MARTINO, João Antonio; SIMOEN, Eddy; CLAEYS, Cor; PAVANELLO, Marcelo A.
2014The Roles of the Gate Bias, Doping Concentration, Temperature and Geometry on the Harmonic Distortion of Junctionless Nanowire Transistors Operating in the Linear RegimeDORIA, Rodrigo Trevisoli; TREVISOLI, Renan Doria; DE SOUZA, Michelly; CUETO, Magali Estrada; CERDEIRA, Antonio; Pavanello, Marcelo Antonio