Browsing by Author Pavanello, Marcelo Antonio

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 15 to 22 of 22 < previous 
Issue DateTitleAuthor(s)
2016On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configurationDE SOUZA, Michelly; FLANDRE, Denis; Doria, Rodrigo Trevisoli; TREVISOLI, RENAN; Pavanello, Marcelo Antonio
2018Physical Insights on the Dynamic Response of SOI n- and p-Type Junc-tionless Nanowire TransistorsDoria, Rodrigo Trevisoli; TREVISOLI, RENAN; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2018Static and dynamic compact analytical model for junctionless nanowire transistorsPavanello, Marcelo Antonio; TREVISOLI, RENAN; Doria, Rodrigo Trevisoli; de Souza, Michelly
2017Study of silicon n- and p-FET SOI nanowires concerning analog performance down to 100KPAZ, Bruna Cardoso; CASSÉ, MIKAËL; BARRAUD, SYLVAIN; REIMBOLD, GILLES; VINET, MAUD; FAYNOT, OLIVIER; Pavanello, Marcelo Antonio
2011Temperature and Silicon Film Thickness Influence on the Operation of Lateral SOI PIN Photodiodes for Detection of Short WavelengthsDE SOUZA, Michelly; BULTEEL, Olivier; FLANDRE, Denis; PAVANELLO, Marcelo A.; Pavanello, Marcelo Antonio
2014The Roles of the Gate Bias, Doping Concentration, Temperature and Geometry on the Harmonic Distortion of Junctionless Nanowire Transistors Operating in the Linear RegimeDORIA, Rodrigo Trevisoli; TREVISOLI, Renan Doria; DE SOUZA, Michelly; CUETO, Magali Estrada; CERDEIRA, Antonio; Pavanello, Marcelo Antonio
2011Threshold voltage in junctionless nanowire transistorsTREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; PAVANELLO, Marcelo A.; Pavanello, Marcelo Antonio
2013Trap density characterization through low-frequency noise in junctionless transistorsDORIA, R. T.; TREVISOLI, Renan Doria; DE SOUZA, Michelly; Pavanello, Marcelo Antonio