Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Advisor
Document type
Language
español
English
português
Sign on to:
Start a New Submission
My DSpace
Receive email
updates
Edit Profile
Browsing by Author PAVANELLO, Marcelo A.
Jump to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
5
10
15
20
25
30
35
40
45
50
Showing results 1 to 20 of 43
next >
Issue Date
Title
Author(s)
2011
3D simulation of triple-gate MOSFETs with different mobility regions
CONDE, Jorge
;
CERDEIRA, Antonio
;
PAVANELLO, Marcelo A.
;
PAVANELLO, M. A.
;
KILCHYTSKA, V.
;
FLANDRE, Denis
2008
Advantages of Graded-Channel SOI nMOSFETs for Application as Source-Follower Analog Buffer
DE SOUZA, Michelly
;
FLANDRE, Denis
;
PAVANELLO, Marcelo A.
2005
Advantages of the Graded-Channel SOI FD MOSFET for Application as a Quasi-Linear Resistor
CERDEIRA, Antonio
;
ALEMÁN, Miguel
;
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio
;
VANCAILLIE, Laurent
;
FLANDRE, Denis
2011
An explicit multi-exponential model for semiconductor junctions with series and shunt resistances
Lugo-Muñoz, Denise
;
MUCI, Juan
;
ORTIZ-CONDE, Adelmo
;
García-Sánchez, Francisco J.
;
DE SOUZA, Michelly
;
PAVANELLO, Marcelo A.
;
Pavanello, Marcelo A.
2011
Analog Operation Temperature Dependence of nMOS Junctionless Transistors Focusing on Harmonic Distortion
DORIA, Rodrigo Trevisoli
;
YU, R.
;
KRANTI, Abhinav
;
COLINGE, J. -P.
;
PAVANELLO, Marcelo A.
;
PAVANELLO, M. A.
;
TREVISOLI, Renan Doria
;
DE SOUZA, Michelly
;
LEE, C. W.
;
FERAIN, Isabelle
;
DEHDASHTI-AKHAVAN, N.
;
YAN, R.
;
RAZAVI, P.
2008
Analog Performance of Standard and Strained Triple-Gate Silicon-On-Insulator nFINFETS
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio
;
SIMOEN, Eddy
;
ROOYACKERS, Rita
;
COLLAERT, Nadine
;
CLAEYS, Cor
2009
Analysis of Source Follower Buffers Implemented with Graded-Channel SOI nMOSFETs Operating at Cryogenic Temperatures
DE SOUZA, Michelly
;
FLANDRE, Denis
;
PAVANELLO, Marcelo A.
2005
Analysis of Temperature Induced Saturation Threshold Voltage Degradation in Deep-Submicrometer Ultrathin SOI MOSFETs
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio
;
SIMOEN, Eddy
;
CLAEYS, Cor
2012
Analysis of temperature variation influence on the analog performance of 45° rotated triple-gate nMuGFETs
PAVANELLO, Marcelo A.
;
DE SOUZA, Michelly
;
MARTINO, João Antonio
;
SIMOEN, Eddy
;
CLAEYS, Cor
2017
Analysis of the substrate bias effect on the interface trapped charges in junctionless nanowire transistors through low-frequency noise characterization
DORIA, Rodrigo Trevisoli
;
TREVISOLI, Renan D.
;
DE SOUZA, Michelly
;
VINET, MAUD
;
BARRAUD, SYLVAIN
;
PAVANELLO, Marcelo A.
2007
Analysis of uniaxial and biaxial strain impact on the linearity of fully depleted SOI nMOSFETs
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio
;
SIMOEN, Eddy
;
CLAEYS, Cor
2010
Application of the Symmetric Doped Double-Gate Model in Circuit Simulation Containing Double-Gate Graded-Channel Transistors
CONTRERAS, Esteban
;
CERDEIRA, Antonio
;
ALVARADO, Joaquin
;
PAVANELLO, Marcelo A.
2018
Back-Biased Undoped Nanowire-Based FETs in Silicon-On-Insulator Substrates with Nanometric Thicknesses
NEMER, Juliana P.
;
PUYDINGER, M.
;
DINIZ, José Alexandre
;
PAVANELLO, Marcelo A.
2005
A charge-based continuous model for submicron graded-channel nMOSFET for analog circuit simulation
DE SOUZA, Michelly
;
PAVANELLO, Marcelo A.
;
INIGUEZ, Benjamin
;
FLANDRE, Denis
2014
Compact core model for Symmetric Double-Gate Junctionless Transistors
CERDEIRA, Antonio
;
AVILA, F.
;
INIGUEZ, Benjamin
;
DE SOUZA, Michelly
;
PAVANELLO, Marcelo A.
;
CUETO, Magali Estrada
2009
Cryogenic Operation of FinFETs Aiming at Analog Applications
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio
;
SIMOEN, Eddy
;
CLAEYS, Cor
2006
Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications
PAVANELLO, Marcelo A.
;
AGOPIAN, Paula Ghedini Der
;
MARTINO, João Antonio
;
FLANDRE, Denis
2011
Cryogenic Operation of Junctionless Nanowire Transistor
DE SOUZA, Michelly
;
PAVANELLO, Marcelo A.
;
PAVANELLO, M. A.
;
TREVISOLI, Renan Doria
;
DORIA, Rodrigo Trevisoli
;
COLINGE, J. -P.
2011
Direct determination of threshold condition in DG-MOSFETs from the gm/ID curve
Cunha, Ana Isabela Araújo
;
PAVANELLO, Marcelo A.
;
TREVISOLI, Renan Doria
;
GALUP-MONTORO, C.
;
Schneider, Marcio Cherem
2006
Evaluation of graded-channel SOI MOSFET operation at high temperatures
GALETI, Milene
;
PAVANELLO, Marcelo A.
;
MARTINO, João Antonio