Browsing by Author Pavanello, Marcelo Antonio

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 26  next >
Issue DateTitleAuthor(s)
2016Analytical Model for the Dynamic Behavior of Triple-Gate Junctionless Nanowire TransistorsTREVISOLI, RENAN; Doria, Rodrigo Trevisoli; DE SOUZA, Michelly; BARRAUD, SYLVAIN; VINET, MAUD; Pavanello, Marcelo Antonio
2013Approximate analytical expression for the tersminal voltage in multi-exponential diode modelsORTIZ-CONDE, Adelmo; GARCIA-SANCHEZ, Francisco; BARRIOS, Alberto Terán; MUCI, Juan; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2013Asymmetric channel doping profile and temperature reduction influence on the performance of current mirrors implemented with FD SOI nMOSFETsDE SOUZA, Michelly; PAZ, Bruna Cardoso; FLANDRE, Denis; Pavanello, Marcelo Antonio
2013Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless TransistorsCERDEIRA, Antonio; CUETO, Magali Estrada; INIGUEZ, Benjamin; TREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2015Compact model for short-channel symmetric double-gate junctionless transistorsAVILA, FERNANDO; CERDEIRA, Antonio; PAZ, Bruna Cardoso; CUETO, Magali Estrada; INIGUEZ, Benjamin; Pavanello, Marcelo Antonio
2015Double-gate junctionless transistor model including short-channel effectsPAZ, Bruna Cardoso; AVILA, FERNANDO; CERDEIRA, Antonio; Pavanello, Marcelo Antonio
2013Drain Current and Short Channel Effects Modeling in Junctionless Nanowire TransistorsTREVISOLI, Renan D.; DORIA, R. T.;Doria, Rodrigo T.;Doria, Rodrigo Trevisoli;DORIA, R.T.;Rodrigo Doria, T.;DORIA, RODRIGO; de Souza, Michelly; Pavanello, Marcelo Antonio
2015Extraction of the interface trap density energetic distribution in SOI Junctionless Nanowire TransistorsTREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2012Fin Cross-Section Shape Influence on Short Channel Effects of MuGETsBUHLER, R. T.; GIACOMINI, R. C.; Pavanello, Marcelo Antonio; Martino, João Antonio
2012Fin Cross-Section Shape Influence on Short Channel Effects of MuGETsBÜHLER, Rudolf Theoderich;BÜHLER, R. T.;Bühler, R T;BUHLER, R. T.;BÜHLER, R.;BU'HLER, RUDOLF T.;BUHLER, RUDOLF THEODERICH;BUHLER, RUDOLF T.;BUHLER, RUDOLF;T. BUHLER, RUDOLF; GIACOMINI, R. C.; Pavanello, Marcelo Antonio; PAVANELLO, Marcelo A.; Martino, João Antonio
2017Harmonic distortion analysis of triple gate SOI nanowire MOSFETS down to 100 KPAZ, Bruna Cardoso; Doria, Rodrigo Trevisoli; CASSÉ, MIKAËL; BARRAUD, SYLVAIN; REIMBOLD, GILLES; VINET, MAUD; FAYNOT, OLIVIER; Pavanello, Marcelo Antonio
2016Improved operation of graded-channel SOI nMOSFETs down to liquid helium temperaturePavanello, Marcelo Antonio; SOUZA, Michelly de; RIBEIRO, Thales Augusto; MARTINO, João Antonio; FLANDRE, D.
2011Junctionless Multiple-Gate Transistors for Analog ApplicationsDORIA, Rodrigo Trevisoli; YU, R.; KRANTI, Abhinav; COLINGE, J. -P.; PAVANELLO, Marcelo A.; Pavanello, Marcelo Antonio; TREVISOLI, Renan Doria; DE SOUZA, Michelly; LEE, C. W.; FERAIN, Isabelle; DEHDASHTI-AKHAVAN, N.; YAN, R.; RAZAVI, P.
2016Junctionless nanowire transistors operation at temperatures down to 4.2 KTREVISOLI, RENAN; SOUZA, Michelly de; DORIA, Rodrigo Trevisoli; KILCHYTSKA, V.; FLANDRE, D.; Pavanello, Marcelo Antonio
2012Modeling of Thin-Film Lateral SOI PIN Diodes with an Alternative Multi-Branch Explicit Current ModelLUGO-MUÑOZ, D.; MUCI, Juan; ORTIZ-CONDE, Adelmo; GARCIA-SANCHEZ, Francisco; DE SOUZA, Michelly; FLANDRE, Denis; Pavanello, Marcelo Antonio
2019Modeling the interface traps-related low frequency noise in triple-gate SOI junctionless nanowire transistorsTREVISOLI, RENAN; Doria, Rodrigo Trevisoli; BARRAUD, SYLVAIN; Pavanello, Marcelo Antonio
2017A New Method for Series Resistance Extraction of Nanometer MOSFETsTREVISOLI, RENAN; Pavanello, Marcelo Antonio; Doria, Rodrigo Trevisoli; DE SOUZA, Michelly; BARRAUD, SYLVAIN; VINET, MAUD; CASSE, MIKAEL; REIMBOLD, GILLES; FAYNOT, OLIVIER; GHIBAUDO, GERARD
2016On the improvement of DC analog characteristics of FD SOI transistors by using asymmetric self-cascode configurationDE SOUZA, Michelly; FLANDRE, Denis; Doria, Rodrigo Trevisoli; TREVISOLI, RENAN; Pavanello, Marcelo Antonio
2018Physical Insights on the Dynamic Response of SOI n- and p-Type Junc-tionless Nanowire TransistorsDoria, Rodrigo Trevisoli; TREVISOLI, RENAN; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2018Static and dynamic compact analytical model for junctionless nanowire transistorsPavanello, Marcelo Antonio; TREVISOLI, RENAN; Doria, Rodrigo Trevisoli; de Souza, Michelly