Please use this identifier to cite or link to this item: https://repositorio.fei.edu.br/handle/FEI/1116
Title: Charge-based compact analytical model for triple-gate junctionless nanowire transistors
Authors: ÁVILA-HERRERA, F.
PAZ, B.C.
CERDEIRA, A.
ESTRADA, M.
PAVANELLO, M.A.
Issue Date: 2016
Journal: Solid-State Electronics
ISSN: 0038-1101
Citation: ÁVILA-HERRERA, F.; PAZ, B.C.; CERDEIRA, A.; ESTRADA, M.; PAVANELLO, M.A.. Charge-based compact analytical model for triple-gate junctionless nanowire transistors. Solid-State Electronics, v. 122, p. 23-31, 2016.
Access Type: Acesso Aberto
DOI: 10.1016/j.sse.2016.04.013
URI: https://repositorio.fei.edu.br/handle/FEI/1116
Appears in Collections:Artigos

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.