On the Application of Junctionless Nanowire Transistors in Basic Analog Building Blocks
Nenhuma Miniatura disponível
Citações na Scopus
4
Tipo de produção
Artigo
Data
2021-01-05
Autores
Michelly De Souza
DORIA, R.T.
TREVISOLI, R.
BARRAUD, S.
Marcelo Antonio Pavanello
DORIA, R.T.
TREVISOLI, R.
BARRAUD, S.
Marcelo Antonio Pavanello
Orientador
Periódico
IEEE Transactions on Nanotechnology
Título da Revista
ISSN da Revista
Título de Volume
Citação
DE SOUZA, M.; DORIA, R.T.; TREVISOLI, R.; BARRAUD, S.; PAVANELLO, M. A. On the Application of Junctionless Nanowire Transistors in Basic Analog Building Blocks. IEEE Transactions on Nanotechnology, v. 20, p. 234-242, 2021.
Texto completo (DOI)
Palavras-chave
Resumo
In this work an evaluation of analog building blocks using junctionless nanowire transistors is presented. This analysis has been carried out through experimental measurements of junctionless nMOS transistors configured as two amplifier stages composed by single transistors, namely the common-source and the common-drain amplifiers. The performance of junctionless devices is evaluated as a function of channel length, nanowire width, doping concentration and bias condition, taking as figures of merit the voltage gain, linearity and, in the case of the common drain amplifier, the input voltage range. The obtained results indicate that these two basic analog blocks can be benefitted by the use of junctionless devices, providing nearly ideal voltage gain when configured as common-drain amplifier, and improvement on voltage gain and linearity with device narrowing in the case of the common-source amplifier.