Reliability on ARM Processors Against Soft Errors Through SIHFT Techniques
dc.contributor.author | Chielle E. | |
dc.contributor.author | Rosa F. | |
dc.contributor.author | Rodrigues G.S. | |
dc.contributor.author | Tambara L.A. | |
dc.contributor.author | Tonfat J. | |
dc.contributor.author | Macchione E. | |
dc.contributor.author | Aguirre F. | |
dc.contributor.author | Added N. | |
dc.contributor.author | Medina N. | |
dc.contributor.author | Aguiar V. | |
dc.contributor.author | Silveira M.A.G. | |
dc.contributor.author | Ost L. | |
dc.contributor.author | Reis R. | |
dc.contributor.author | Cuenca-Asensi S. | |
dc.contributor.author | Kastensmidt F.L. | |
dc.date.accessioned | 2019-08-19T23:47:19Z | |
dc.date.available | 2019-08-19T23:47:19Z | |
dc.date.issued | 2016 | |
dc.description.abstract | © 1963-2012 IEEE.ARM processors are leaders in embedded systems, delivering high-performance computing, power efficiency, and reduced cost. For this reason, there is a relevant interest for its use in the aerospace industry. However, the use of sub-micron technologies has increased the sensitivity to radiation-induced transient faults. Thus, the mitigation of soft errors has become a major concern. Software-Implemented Hardware Fault Tolerance (SIHFT) techniques are a low-cost way to protect processors against soft errors. On the other hand, they cause high overheads in the execution time and memory, which consequently increase the energy consumption. In this work, we implement a set of software techniques based on different redundancy and checking rules. Furthermore, a low-overhead technique to protect the program execution flow is included. Tests are performed using the ARM Cortex-A9 processor. Simulated fault injection campaigns and radiation test with heavy ions have been performed. Results evaluate the trade-offs among fault detection, execution time, and memory footprint. They show significant improvements of the overheads when compared to previously reported techniques. | |
dc.description.firstpage | 2208 | |
dc.description.issuenumber | 4 | |
dc.description.lastpage | 2216 | |
dc.description.volume | 63 | |
dc.identifier.citation | CHIELLE, EDUARDO; AGUIAR, VITOR; SILVEIRA, MARCILEI A. G.; OST, LUCIANO; REIS, RICARDO; CUENCA-ASENSI, SERGIO; KASTENSMIDT, FERNANDA L.; ROSA, FELIPE; RODRIGUES, GENNARO S.; TAMBARA, LUCAS A.; TONFAT, JORGE; MACCHIONE, EDUARDO; AGUIRRE, FERNANDO; ADDED, NEMITALA; MEDINA, NILBERTO. Reliability on ARM Processors Against Soft Errors Through SIHFT Techniques. IEEE Transactions on Nuclear Science, v. 63, n. 4, p. 1-9, 2016. | |
dc.identifier.doi | 10.1109/TNS.2016.2525735 | |
dc.identifier.issn | 0018-9499 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/1466 | |
dc.relation.ispartof | IEEE Transactions on Nuclear Science | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | Aerospace applications | |
dc.subject.otherlanguage | error detection | |
dc.subject.otherlanguage | fault coverage | |
dc.subject.otherlanguage | fault tolerance | |
dc.subject.otherlanguage | mitigation techniques | |
dc.subject.otherlanguage | processors | |
dc.subject.otherlanguage | reliability | |
dc.subject.otherlanguage | soft errors | |
dc.subject.otherlanguage | software techniques | |
dc.title | Reliability on ARM Processors Against Soft Errors Through SIHFT Techniques | |
dc.type | Artigo | |
fei.scopus.citations | 29 | |
fei.scopus.eid | 2-s2.0-84978286105 | |
fei.scopus.subject | High performance computing | |
fei.scopus.subject | Memory footprint | |
fei.scopus.subject | Program execution | |
fei.scopus.subject | Radiation-induced | |
fei.scopus.subject | Software implemented hardware fault tolerance | |
fei.scopus.subject | Software techniques | |
fei.scopus.subject | Submicron technologies | |
fei.scopus.subject | Transient faults | |
fei.scopus.updated | 2024-12-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84978286105&origin=inward |