Analog characteristics of n-type vertically stacked nanowires
dc.contributor.author | MARINIELLO, G. | |
dc.contributor.author | CARVALHO, C. A. B. D. | |
dc.contributor.author | CARDOSO, PAZ, B. | |
dc.contributor.author | BARRAUD, S. | |
dc.contributor.author | VINET, M. | |
dc.contributor.author | FAYNOT, O. | |
dc.contributor.author | Marcelo Antonio Pavanello | |
dc.date.accessioned | 2022-01-12T21:53:32Z | |
dc.date.available | 2022-01-12T21:53:32Z | |
dc.date.issued | 2021 | |
dc.description.abstract | © 2021This paper presents the fundamental analog figures of merit, such as the transconductance, output conductance, transconductance over drain current ratio, intrinsic voltage gain and harmonic distortion (or non-linearity), of n-type vertically stacked nanowires with variable fin width and channel length. To have a physical insight on the results, the basic electrical parameters such as threshold voltage, subthreshold slope and low field electron mobility of the analyzed transistors were also studied. The studied analog parameters are presented in function of the transconductance over drain current, to allow for the comparison at the same inversion level. | |
dc.description.volume | 185 | |
dc.identifier.citation | MARINIELLO, G.; CARVALHO, C. A. B. D.; CARDOSO, PAZ, B.; BARRAUD, S.; VINET, M.; FAYNOT, O.; PAVANNELO, M. A. Analog characteristics of n-type vertically stacked nanowires. Solid-State Electronics, v. 185, nov. 2021. | |
dc.identifier.doi | 10.1016/j.sse.2021.108127 | |
dc.identifier.issn | 0038-1101 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/3548 | |
dc.relation.ispartof | Solid-State Electronics | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | Analog | |
dc.subject.otherlanguage | Harmonic distortion | |
dc.subject.otherlanguage | MOSFET | |
dc.subject.otherlanguage | Nanowire | |
dc.subject.otherlanguage | Stacked | |
dc.title | Analog characteristics of n-type vertically stacked nanowires | |
dc.type | Artigo | |
fei.scopus.citations | 2 | |
fei.scopus.eid | 2-s2.0-85108279299 | |
fei.scopus.subject | Analog figures of merits | |
fei.scopus.subject | Analog parameters | |
fei.scopus.subject | Channel length | |
fei.scopus.subject | Electrical parameter | |
fei.scopus.subject | Intrinsic voltage gains | |
fei.scopus.subject | Inversion levels | |
fei.scopus.subject | Output conductance | |
fei.scopus.subject | Subthreshold slope | |
fei.scopus.updated | 2024-07-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85108279299&origin=inward |