Electrical characterization of stacked SOI nanowires at low temperatures
Nenhuma Miniatura disponível
Citações na Scopus
3
Tipo de produção
Artigo
Data
2022-05-05
Autores
RODRIGUES, J. C.
MARINIELLO, G.
CASSE, M.
BARRAUD, S.
VINET, M.
FAYNOT, O.
Marcelo Antonio Pavanello
MARINIELLO, G.
CASSE, M.
BARRAUD, S.
VINET, M.
FAYNOT, O.
Marcelo Antonio Pavanello
Orientador
Periódico
Solid-State Electronics
Título da Revista
ISSN da Revista
Título de Volume
Citação
RODRIGUES, J. C.; MARINIELLO, G.; CASSE, M.; BARRAUD, S.; VINET, M.; FAYNOT, O. Electrical characterization of stacked SOI nanowires at low temperatures. Solid-State Electronics, v. 191, Mayo, 2022.
Texto completo (DOI)
Palavras-chave
Resumo
This work presents the electrical characterization of 2-level vertically stacked nanowire MOSFETs with variable fin widths in the temperature range from 93 K to 400 K. The basic electrical properties, such as threshold voltage, subthreshold slope, and carrier mobility are examined in the linear region with low VDS. In sequence, certain analog figures of merit such as the transconductance, the output conductance, and the voltage gain are assessed in saturation. The threshold voltage variation with temperature is linear and slightly increases for wider devices, which was satisfactorily validated by an analytical model for 3D devices. Additionally, the subthreshold slope remains close to the theoretical limit in the whole range of temperatures. The intrinsic voltage gain is weakly temperature-sensitive in the studied range regardless of the fin width. On the other hand, it increases for narrow devices in all temperatures.