Methodology to optimize and reduce the total gate area of robust operational transconductance amplifiers by using diamond layout style for MOSFETs
dc.contributor.author | BANIN JUNIO, J. R. BANIN JUNIO, J. R.; MORETO R. A. L.; DA SILVA, G. A.; THOMAZ, C. E.; GIMENEZ, S. Methodology to optimize and reduce the total gate area of robust operational transconductance amplifiers by using diamond layout style for MOSFETs. Analog Integrated Circuits and Signal Processing, v. 106, n. 1, p. 293-306, Jan. 2021. | |
dc.contributor.author | MORETO R. A. L. | |
dc.contributor.author | DA SILVA, G. A. | |
dc.contributor.author | THOMAZ, C. E. | |
dc.contributor.author | Salvador Gimenez | |
dc.date.accessioned | 2022-01-12T21:54:38Z | |
dc.date.available | 2022-01-12T21:54:38Z | |
dc.date.issued | 2021-01-05 | |
dc.description.abstract | © 2020, Springer Science+Business Media, LLC, part of Springer Nature.This paper describes a pioneering methodology to design, optimize, and reduce the total gate area of robust Operational Transconductance Amplifiers (OTAs). The Single-Ended Single-Stage (SESS) OTA has been chosen to validate the proposed technique by using the 180 nm planar Complementary Metal-Oxide-Semiconductor (CMOS) Integrated Circuits (ICs) technology. The Electronic Design Automationtool, named iMTGSPICE, was used to design and optimize the SESS OTA. There are several heuristics optimization techniques of Artificial Intelligence to optimize analog and radio-frequency CMOS ICs, but we have selected to use the Genetic Algorithm because it presents the best optimization performance among the other algorithms previously studied. This paper also describes a procedure of converting the Conventional planar MOSFETs (rectangular gate shape) into the Diamond MOSFETs (hexagonal gate shape) with the same electrical performance. Furthermore, it is proposed a procedure to simulate the Diamond MOSFETs (DMs) in the Simulation Program with Integrated Circuit Emphasis (SPICE) because there is still no SPICE model to perform the DM. Additionally, this work proposes a methodology to layout OTAs with Diamond MOSFETs, regarding different values of aspect ratios. The main result of this work reveals a total gate area reduction of approximately 30% of a robust OTA implemented with Diamond MOSFETs, with an alpha angle (α) equal to 45°, with respect to the one observed in the robust OTA implemented with standard MOSFETs, maintaining practically the same electrical performance and robustness. | |
dc.description.firstpage | 293 | |
dc.description.issuenumber | 1 | |
dc.description.lastpage | 306 | |
dc.description.volume | 106 | |
dc.identifier.citation | BANIN JUNIO, J. R.; MORETO R. A. L.; DA SILVA, G. A.; THOMAZ, C. E.; GIMENEZ, S. Methodology to optimize and reduce the total gate area of robust operational transconductance amplifiers by using diamond layout style for MOSFETs. Analog Integrated Circuits and Signal Processing, v. 106, n. 1, p. 293-306, Jan. 2021. | |
dc.identifier.doi | 10.1007/s10470-020-01750-6 | |
dc.identifier.issn | 1573-1979 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/3610 | |
dc.relation.ispartof | Analog Integrated Circuits and Signal Processing | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | Design | |
dc.subject.otherlanguage | Diamond MOSFET | |
dc.subject.otherlanguage | Electronic evolutionary | |
dc.subject.otherlanguage | Hexagonal layout style | |
dc.subject.otherlanguage | iMTGSPICE | |
dc.subject.otherlanguage | Operational transconductance amplifier | |
dc.subject.otherlanguage | Optimization | |
dc.subject.otherlanguage | OTA | |
dc.subject.otherlanguage | Robust analog CMOS ICs | |
dc.subject.otherlanguage | SPICE simulation | |
dc.title | Methodology to optimize and reduce the total gate area of robust operational transconductance amplifiers by using diamond layout style for MOSFETs | |
dc.type | Artigo | |
fei.scopus.citations | 4 | |
fei.scopus.eid | 2-s2.0-85096366894 | |
fei.scopus.subject | Area reduction | |
fei.scopus.subject | Complementary metal-oxide-semiconductor (CMOS) integrated circuit | |
fei.scopus.subject | Electrical performance | |
fei.scopus.subject | Electronic design | |
fei.scopus.subject | Optimization techniques | |
fei.scopus.subject | Radio frequency cmos | |
fei.scopus.subject | Simulation program with integrated circuit emphasis | |
fei.scopus.subject | SPICE modeling | |
fei.scopus.updated | 2024-11-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85096366894&origin=inward |