Analysis of the output conductance degradation with the substrate bias in SOI UTB and UTBB transistors
Nenhuma Miniatura disponível
Citações na Scopus
4
Tipo de produção
Artigo de evento
Data
2018-08-31
Autores
FERNO COSTA, J.
TREVISOLI, R.
Rodrigo Doria
TREVISOLI, R.
Rodrigo Doria
Orientador
Periódico
33rd Symposium on Microelectronics Technology and Devices, SBMicro 2018
Título da Revista
ISSN da Revista
Título de Volume
Citação
FERNO COSTA, J.; TREVISOLI, R.; DORIA, R. Analysis of the output conductance degradation with the substrate bias in SOI UTB and UTBB transistors. 33rd Symposium on Microelectronics Technology and Devices, SBMicro 2018, 2018.
Texto completo (DOI)
Palavras-chave
Resumo
© 2018 IEEE.The goal of this work is to present the behavior of the output conductance in Ultra-Thin Body (UTB) and Ultra-Thin Body and Buried Oxide (UTBB) SOI {MOSFETs with the application of a selected set of back gate biases (VSUB) through AC simulations, in devices with and without considering the effect of the ground plane. It has been shown that the output conductance degradation due to self-heating and substrate effects increases as the substrate bias is reduced. The output conductance degradation by self-heating presents a reduction of about 52% and by substrate effects of 57% by simply increasing the back bias from-2V up to 2 V.