Improved analog performance of SOI Nanowire nMOSFETs Self-Cascode through back-biasing
Nenhuma Miniatura disponível
Citações na Scopus
1
Tipo de produção
Artigo de evento
Data
2017-06-29
Autores
ASSALTI, R.
Michelly De Souza
CASSE, M.
BARRAUD, S.
REIMBOLD, G.
VINET, M.
FAYNOT, O.
Michelly De Souza
CASSE, M.
BARRAUD, S.
REIMBOLD, G.
VINET, M.
FAYNOT, O.
Orientador
Periódico
Joint International EUROSOl Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings
Título da Revista
ISSN da Revista
Título de Volume
Citação
ASSALTI, R.; DE SOUZA, M.; CASSE, M.; BARRAUD, S.; REIMBOLD, G.; VINET, M.; FAYNOT, O. Improved analog performance of SOI Nanowire nMOSFETs Self-Cascode through back-biasing. Joint International EUROSOl Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings, p. 83-86, jun. 2017.
Texto completo (DOI)
Palavras-chave
Resumo
© 2017 IEEE.In this paper the analog performance of the Self-Cascode structure composed by SOI Nanowire nMOSFETs has been evaluated through experimental results. The influence of the channel width of the transistors near the source and the drain, and the back gate voltage variation have been evaluated.