Analysis of SRAM-Based FPGA SEU Sensitivity to Combined EMI and TID-Imprinted Effects

Página do item simplificado
dc.contributor.authorBenfica J.
dc.contributor.authorGreen B.
dc.contributor.authorPorcher B.C.
dc.contributor.authorPoehls L.B.
dc.contributor.authorVargas F.
dc.contributor.authorMedina N.H.
dc.contributor.authorAdded N.
dc.contributor.authorDe Aguiar V.A.P.
dc.contributor.authorMacchione E.L.A.
dc.contributor.authorAguirre F.
dc.contributor.authorSilveira M.A.G.
dc.contributor.authorPerez M.
dc.contributor.authorSofo Haro M.
dc.contributor.authorSidelnik I.
dc.contributor.authorBlostein J.
dc.contributor.authorLipovetzky J.
dc.contributor.authorBezerra E.A.
dc.date.accessioned2019-08-19T23:47:19Z
dc.date.available2019-08-19T23:47:19Z
dc.date.issued2016
dc.description.abstract© 2016 IEEE.This work proposes a novel methodology to evaluate SRAM-based FPGA's susceptibility with respect to Single-Event Upset (SEU) as a function of noise on VDD power pins, Total-Ionizing Dose (TID) and TID-imprinted effect on BlockRAM cells. The proposed procedure is demonstrated for SEU measurements on a Xilinx Spartan 3E FPGA operating in an 8 MV Pelletron accelerator for the SEU test with heavy-ions, whereas TID was deposited by means of a Shimadzu XRD-7000 X-ray diffractometer. In order to observe the TID-induced imprint effect inside the BlockRAM cells, a second SEU test with neutrons was performed with Americium/Beryllium (241 AmBe). The noise was injected into the power supply bus according to the IEC 61.000-4-29 standard and consisted of voltage dips with 16.67% and 25% of the FPGA's VDD at frequencies of 10 Hz and 5 kHz, respectively. At the end of the experiment, the combined SEU failure rate, given in error/bit.day, is calculated for the FPGA's BlockRAM cells. The combined failure rate is defined as the average SEU failure rate computed before and after exposition of the FPGA to the TID.
dc.description.firstpage1294
dc.description.issuenumber2
dc.description.lastpage1300
dc.description.volume63
dc.identifier.citationVARGAS, FABIAN; BENFICA, J.; POEHLS, L. B.; HARO, M. S.; SILVEIRA, M. A. G.; MEDINA, N. H.; ADDED, N.; V. A. P. Aguiar; BEZERRA, E. A.; LIPOVETZKY, J.; BLOSTEIN, J.; SIDELNIK, I.. Analysis of SRAM-Based FPGA SEU Sensitivity to Combined EMI and TID-Imprinted Effects. IEEE Transactions on Nuclear Science, v. 63, p. 1294-1300, 2016.
dc.identifier.doi10.1109/TNS.2016.2523458
dc.identifier.issn0018-9499
dc.identifier.urihttps://repositorio.fei.edu.br/handle/FEI/1465
dc.relation.ispartofIEEE Transactions on Nuclear Science
dc.rightsAcesso Restrito
dc.subject.otherlanguageCombined test
dc.subject.otherlanguageelectromagnetic interference (EMI)
dc.subject.otherlanguagepower-supply noise
dc.subject.otherlanguageSEU sensitivity
dc.subject.otherlanguagespartan 3E
dc.subject.otherlanguageSRAM-based FPGA
dc.subject.otherlanguageTID
dc.titleAnalysis of SRAM-Based FPGA SEU Sensitivity to Combined EMI and TID-Imprinted Effects
dc.typeArtigo
fei.scopus.citations31
fei.scopus.eid2-s2.0-84964413679
fei.scopus.subjectCombined test
fei.scopus.subjectPower-supply noise
fei.scopus.subjectSEU sensitivity
fei.scopus.subjectSpartan-3
fei.scopus.subjectSRAM-based FPGA
fei.scopus.updated2024-03-04
fei.scopus.urlhttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84964413679&origin=inward
Arquivos
Coleções
Artigos