Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures
dc.contributor.author | Michelly De Souza | |
dc.contributor.author | CERDEIRA, A. | |
dc.contributor.author | ESTRADA, M. | |
dc.contributor.author | BARRAUD, S. | |
dc.contributor.author | CASSE, M. | |
dc.contributor.author | VINET, M. | |
dc.contributor.author | FAYNOT, O. | |
dc.contributor.author | Marcelo Antonio Pavanello | |
dc.contributor.authorOrcid | https://orcid.org/0000-0001-6472-4807 | |
dc.contributor.authorOrcid | https://orcid.org/0000-0003-1361-3650 | |
dc.date.accessioned | 2022-12-01T06:03:34Z | |
dc.date.available | 2022-12-01T06:03:34Z | |
dc.date.issued | 2022-07-04 | |
dc.description.abstract | © 2022 IEEE.This work presents a comparison between the Gate-Induced Drain Leakage (GIDL) current of the nanowire (tri-gate MOSFET with narrow fin width) and nanosheet (tri-gate MOSFET with wide fin width) SOI MOSFETs at high temperatures, in the range between 300 K and 580 K. The study is conducted using experimental data, corroborated with 3D TCAD simulations. It is demonstrated that the GIDL current normalized by the total fin width is larger in nanosheet MOSFET than for the nanowire at high temperatures. Additionally, the nanosheet device presents a larger variation of the normalized GIDL current with the temperature than the nanowire one. | |
dc.identifier.citation | DE SOUZA, M.; CERDEIRA, A.; ESTRADA, M.; BARRAUD, S.; CASSE, M.;VINET, M.; FAYNOT, O.; PAVANELLO M. A. Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures. 2022 IEEE Latin America Electron Devices Conference, LAEDC 2022. Jul. 2022. | |
dc.identifier.doi | 10.1109/LAEDC54796.2022.9908212 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/4656 | |
dc.relation.ispartof | 2022 IEEE Latin America Electron Devices Conference, LAEDC 2022 | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | GIDL | |
dc.subject.otherlanguage | high temperature | |
dc.subject.otherlanguage | nanosheet MOSFET | |
dc.subject.otherlanguage | nanowire MOSFET | |
dc.title | Analysis of the Gate-Induced Drain Leakage of SOI Nanowire and Nanosheet MOS Transistors at High Temperatures | |
dc.type | Artigo de evento | |
fei.scopus.citations | 7 | |
fei.scopus.eid | 2-s2.0-85139209762 | |
fei.scopus.subject | Fin widths | |
fei.scopus.subject | Gate induced drain leakage currents | |
fei.scopus.subject | Gate induced drain leakages | |
fei.scopus.subject | Highest temperature | |
fei.scopus.subject | MOSFETs | |
fei.scopus.subject | Nanosheet MOSFET | |
fei.scopus.subject | Nanowire MOSFETs | |
fei.scopus.subject | SOI-MOSFETs | |
fei.scopus.subject | TCAD simulation | |
fei.scopus.subject | Tri-gate MOSFET | |
fei.scopus.updated | 2024-10-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85139209762&origin=inward |