Pavanello M.A.Der Agopian P.G.Martino J.A.Flandre D.2019-08-192019-08-192006PAVANELLO, Marcelo A.; AGOPIAN, Paula Ghedini Der; MARTINO, João Antonio; FLANDRE, Denis. Cryogenic operation of graded-channel silicon-on-insulator nMOSFETs for high performance analog applications. Microelectronics Journal, v. 37, n. 2, p. 137-144, 2006.0026-2692https://repositorio.fei.edu.br/handle/FEI/1060We present in this work an analysis of the low temperature operation of Graded-Channel fully depleted Silicon-On-Insulator (SOI) nMOSFETs for analog applications, in the range of 100-300 K. This analysis is supported by a comparison between the results obtained by two-dimensional numerical simulations and measurements in the whole temperature range under study. The Graded-Channel transistor presents higher Early voltage if compared to the conventional fully depleted SOI nMOSFET, without degrading the transconductance over drain current, at all studied temperatures, leading to a gain larger than 20 dB compared to the conventional SOI. The resulting higher gain lies in the improvement of the electric field distribution and impact ionization rate by the graded-channel structure. © 2005 Elsevier Ltd. All reserved.Acesso RestritoArtigo10.1016/j.mejo.2005.04.046Analog circuitsChannel engineeringGraded-channelLow temperatureSilicon-on-insulator