Creative Commons "Este é um artigo publicado em acesso aberto sob uma licença Creative commons (CC BY 4.0). Fonte: https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85123387060&origin=inward. Acesso em: 08 mar. 2022.BERGAMASHI, F. E.Marcelo Antonio Pavanello2022-03-012022-03-012022-01-05BERGAMASHI, F. E.; PAVANELLO, M. A. TCAD Evaluation of the Active Substrate Bias Effect on the Charge Transport of Ω-Gate Nanowire MOS Transistors with Ultra-Thin BOX. IEEE Journal of the Electron Devices Society, p. 1-7, 2022.2168-6734https://repositorio.fei.edu.br/handle/FEI/4426AuthorThis work presents an analysis of the application of active substrate bias (or back bias) on the charge transport properties of n-type Ω-gate SOI nanowire MOS transistors with thin buried oxide (BOX) and variable fin width. Additionally, the influence of back bias on the electrical parameters of these devices is also investigated through DC parameters such as on-to-off-state current ratio and DIBL. The evaluation is conducted by 3D TCAD simulations calibrated with experimental data. The application of negative back bias on nMOS transistors not only shifts the threshold voltage, but also causes mobility degradation due to the negative potential on the channel pushing the charges against the gate oxide interface. On the other hand, when positive back bias is applied, despite the mobility improvement allowed by the back channel’s superior mobility and the front channel’s less compacted inversion layer, at higher substrate bias levels, a strong mobility degradation is observed in the back channel due to the substrate’s high electric field, resulting in reduction of the channel’s overall effective mobility. The application of positive substrate bias degrades the subthreshold slope, leading to smaller on-to-off-state current ratio, as well as the reduced control of channel charges by the gate electrode worsens the DIBL.Acesso AbertoTCAD Evaluation of the Active Substrate Bias Effect on the Charge Transport of Ω-Gate Nanowire MOS Transistors with Ultra-Thin BOXArtigo10.1109/JEDS.2022.3144028DegradationLogic gatesMobilityNanoscale devicesNanowire MOS transistorsPerformance evaluationSubstrate biasSubstratesThin BOX.Threshold voltageTransistors