OLIVEIRA, D. L.FERREIRA, L. S.ROMANO, L.2022-01-122022-01-122010-09-14OLIVEIRA, D. L.; FERREIRA, L. S.; ROMANO, L. Fpga implementation of asynchronous controllers from generalized multi-burst graph specification. 2010 IEEE ANDESCON Conference Proceedings, ANDESCON 2010,https://repositorio.fei.edu.br/handle/FEI/4236FPGAs have been mainly used for designing of synchronous controllers. However, it is difficult to design asynchronous controllers on them because the circuit may suffer from hazard problems. This paper presents a method that implements a class of asynchronous controllers on FPGAs which are based on Look-Up Table (LUT) architectures. Asynchronous controllers specification used in heterogeneous (synchronous +asynchronous) systems rely on two types of signals: level sensitive signals that are used as conditionals and transition sensitive signals. Another requirement is to describe concurrency between inputs/outputs. The Multi-Burst Graph (MBG) specification allows to described these controllers in a compact form and also the MBG specification is familiar to the designers of digital circuits. This paper also proposes a generalization in the MBG specification to increase the ability to describe the interaction between inputs/ outputs. Our method begins from Generalized MBG specification. By doing this, the asynchronous circuits besides their intrinsic advantages over synchronous ones may also take advantage of integration, lower costs and shorttime design associated with FPGA designs. ©2010 IEEE.Acesso RestritoArtigo de evento10.1109/ANDESCON.2010.5633258Asynchronous logicBurst-modeComponentFPGAHazardMulti-burst graphSynthesisXBM