PAZ, B. C.Marcelo Antonio PavanelloAVILA, F.CERDEIRA, A.2022-01-122022-01-122014-01-20PAZ, B. C.; PAVANELLO, M. A.; AVILA, F.; CERDEIRA, A. Short channel continuous model for double-gate junctionless transistors. 2014 International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2014 - Conference Proceedings. Jan. 2014.https://repositorio.fei.edu.br/handle/FEI/4023This work aims to present a continuous model of the drain current for short channel double-gate junctionless transistors, from a charge-based model for long channel double-gate devices. The proposed model is based on the influence of the drain bias in the channel potential and the reduction of the effective channel length in saturation regime, for short channel transistors. To model validation it will be used three dimensional numerical simulations.Acesso RestritoShort channel continuous model for double-gate junctionless transistorsArtigo de evento10.1109/ICCDCS.2014.7016158JunctionlessModelShort channel