BERMAMASCHI, F. E.RIBEIRO, T. A.PAZ, B. C.Michelly De SouzaBARRAUD, S.CASSE, M.VINET, M.FAYNOT, O.Marcelo Antonio Pavanello2023-06-012023-06-012022BERMAMASCHI, F. E.; RIBEIRO, T. A.; PAZ, B. C.; DE SOUZA, M.; BARRAUD, S.; CASSE, M.; VINET, M.; FAYNOT, O.; PAVANELLO, M. A. Experimental demonstration of ω-gate soi nanowire mos transistors' mobility variation induced by substrate bias. IEEE Transactions on Electron Devices, v. 69, n. 7, march, 2022.1557-9646https://repositorio.fei.edu.br/handle/FEI/4798© 1963-2012 IEEE.This work investigates the carrier mobility variation in Ω-gate silicon-on-insulator (SOI) nanowire MOS transistors induced by substrate (or back) biasing. The analysis is carried out through experimental measurements and 3-D TCAD simulation, performed in n-type devices with variable fin width. Mobility enhancement is observed for lower back bias levels, due to the initial conduction through the Si-BOX interface, which presents higher mobility, prior to the activation of the front channel. As back bias is increased, however, the strong substrate-induced electric field in the back channel (BC) is responsible for worsening scattering mechanisms in the BC, such as surface roughness and acoustic phonon scattering, inducing mobility degradation. The effect is amplified as the fin width increases. For short-channel devices, the use of back bias was more beneficial for mobility due to a stronger mobility enhancement and lower mobility degradation.Acesso RestritoArtigo10.1109/TED.2022.3177393Carrier mobilitynanowire MOS transistorsubstrate bias