PAZ, B. C.Marcelo Antonio PavanelloCASSE, M.BARRAUD, S.REIMBOLD, G.VINET, M.FAYNOT, O.2022-01-122022-01-122016-09-15PAZ, B. C.; PAVANELLO, M. A.; CASSE, M.; BARRAUD, S.; REIMBOLD, G.; VINET, M.; FAYNOT, O. Analog performance of strained SOI nanowires down to 10K. European Solid-State Device Research Conference, p. 222-225, Sept. 2016.1930-8876https://repositorio.fei.edu.br/handle/FEI/3888This work presents the analog performance of strained SOI nanowires for the first time. Triple gate MOSFETs made in strained and unstrained SOI material with variable fin widths from quasi-planar transistors to nanowires with aggressively scaled fin width are compared using experimental results in the temperature range of 300K down to 10K. Intrinsic voltage gain, transconductance and output conductance are the main figures of merit in this work. Transport characteristics are investigated showing that mobility behavior is the major responsible for the analog parameters dependence on temperature.Acesso RestritoArtigo de evento10.1109/ESSDERC.2016.7599626Analog performanceLow temperatureMobility dependenceNanowiresStrained SOI