MARINIELLO, G.CERDEIRA, A.ESTRADA, M.Rodrido DoriaTREVISOLI, R. D.Michelly De SouzaMarcelo Antonio Pavanello2022-01-122022-01-122013-09-06MARINIELLO, G.; CERDEIRA, A.; ESTRADA, M.; DORIA, R.; TREVISOLI, R. D.; DE SOUZA, M.; PAVANELLO, M. A. Analysis of charges densities in multiple-gates SOI nMOS junctionless. Chip in Curitiba 2013 - SBMicro 2013: 28th Symposium on Microelectronics Technology and Devices, Sept. 2013.https://repositorio.fei.edu.br/handle/FEI/4093This paper aims to analyze the charges density in multiple gates junctionless devices with different dimensions The analysis of the charge densities was done at the center of the silicon film, at the sidewall and at the top interfaces between the silicon and the gate oxide, for devices with different fin width, height and gate oxide tickness. Based on this analisys, the occurrence of corner effects in Junctionless devices is investigated. © 2013 IEEE.Acesso RestritoArtigo de evento10.1109/SBMicro.2013.6676177Charge densityCorner effectJunctionless transistor