Estatísticas para Use of back gate bias to enhance the analog performance of planar FD and UTBB SOI transistors-based self-cascode structures