Browsing by Author DORIA, Rodrigo Trevisoli

Jump to: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
or enter first few letters:  
Showing results 1 to 20 of 24  next >
Issue DateTitleAuthor(s)
2011Analog Operation Temperature Dependence of nMOS Junctionless Transistors Focusing on Harmonic DistortionDORIA, Rodrigo Trevisoli; YU, R.; KRANTI, Abhinav; COLINGE, J. -P.; PAVANELLO, Marcelo A.; PAVANELLO, M. A.; TREVISOLI, Renan Doria; DE SOUZA, Michelly; LEE, C. W.; FERAIN, Isabelle; DEHDASHTI-AKHAVAN, N.; YAN, R.; RAZAVI, P.
2011Analog Operation Temperature Dependence of nMOS Junctionless Transistors Focusing on Harmonic DistortionDORIA, Rodrigo Trevisoli; YU, R.; KRANTI, A.; COLINGE, J.-P.; PAVANELLO, Marcelo Antonio; TREVISOLI, Renan D.; SOUZA, Michelly de;DE SOUZA, M.;DE SOUZA, MICHELLY;Michelly de Souza;de Souza, Michelly; LEE, C.-W.; FERAIN, I.; DEHDASHTI-AKHAVAN, N.; YAN, R.; RAZAVI, P.
2013Analysis of the leakage current in junctionless nanowire transistorsSOUZA, Michelly de; TREVISOLI, Renan D.; DORIA, Rodrigo Trevisoli; PAVANELLO, Marcelo A.;PAVANELLO, M. A.;PAVANELLO, M.;PAVANELLO, M.A.;PAVANELLO, MARCELO;ANTONIO PAVANELLO, MARCELO
2017Analysis of the substrate bias effect on the interface trapped charges in junctionless nanowire transistors through low-frequency noise characterizationDORIA, Rodrigo Trevisoli; TREVISOLI, Renan D.; DE SOUZA, Michelly; VINET, MAUD; BARRAUD, SYLVAIN; PAVANELLO, Marcelo A.
2013Charge-based continuous model for long-channel Symmetric Double-Gate Junctionless TransistorsCERDEIRA, Antonio; CUETO, Magali Estrada; INIGUEZ, Benjamin; TREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2011Cryogenic Operation of Junctionless Nanowire TransistorDE SOUZA, Michelly; PAVANELLO, Marcelo A.; PAVANELLO, M. A.; TREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; COLINGE, J. -P.
2013Drain Current and Short Channel Effects Modeling in Junctionless Nanowire TransistorsTREVISOLI, Renan D.; DORIA, Rodrigo Trevisoli; SOUZA, Michelly de; PAVANELLO, Marcelo A.;PAVANELLO, M. A.;PAVANELLO, M.;PAVANELLO, M.A.;PAVANELLO, MARCELO;ANTONIO PAVANELLO, MARCELO
2013Drain Current and Short Channel Effects Modeling in Junctionless Nanowire TransistorsTREVISOLI, Renan D.; DORIA, Rodrigo Trevisoli; DE SOUZA, MICHELLY; PAVANELLO, Marcelo Antonio
2015Extraction of the interface trap density energetic distribution in SOI Junctionless Nanowire TransistorsTREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; Pavanello, Marcelo Antonio
2008Harmonic distortion analysis of double gate graded-channel MOSFETs operating in saturationDORIA, Rodrigo Trevisoli; CERDEIRA, Antonio; RASKIN, Jean Pierre; FLANDRE, Denis; PAVANELLO, Marcelo A.
2011Harmonic distortion of 2-MOS structures for MOSFET-C filters implemented with n-type unstrained and strained FINFETSDORIA, Rodrigo Trevisoli; SIMOEN, Eddy; CLAEYS, Cor; MARTINO, João Antonio; PAVANELLO, Marcelo A.; PAVANELLO, M. A.
2010Harmonic Distortion of Unstrained and Strained FinFETs Operating in SaturationDORIA, Rodrigo Trevisoli; CERDEIRA, Antonio; MARTINO, João Antonio; SIMOEN, Eddy; CLAEYS, Cor; PAVANELLO, Marcelo A.
2012Impact of the Series Resistance in the I-V Characteristics of Junctionless Nanowire Transistor and its Dependence on the TemperatureDORIA, Rodrigo Trevisoli; TREVISOLI, Renan D.; SOUZA, Michelly de; PAVANELLO, Marcelo A.;PAVANELLO, M. A.;PAVANELLO, M.;PAVANELLO, M.A.;PAVANELLO, MARCELO;ANTONIO PAVANELLO, MARCELO
2012Impact of the Series Resistance in the I-V Characteristics of Junctionless Nanowire Transistor and its Dependence on the TemperatureDORIA, Rodrigo Trevisoli; TREVISOLI, Renan D.; SOUZA, Michelly de;DE SOUZA, M.;DE SOUZA, MICHELLY;Michelly de Souza;de Souza, Michelly; PAVANELLO, Marcelo Antonio
2011Junctionless Multiple-Gate Transistors for Analog ApplicationsDORIA, Rodrigo Trevisoli; YU, R.; KRANTI, Abhinav; COLINGE, J. -P.; PAVANELLO, Marcelo A.; Pavanello, Marcelo Antonio; TREVISOLI, Renan Doria; DE SOUZA, Michelly; LEE, C. W.; FERAIN, Isabelle; DEHDASHTI-AKHAVAN, N.; YAN, R.; RAZAVI, P.
2016Junctionless nanowire transistors operation at temperatures down to 4.2 KTREVISOLI, RENAN; SOUZA, Michelly de; DORIA, Rodrigo Trevisoli; KILCHYTSKA, V.; FLANDRE, D.; Pavanello, Marcelo Antonio
2014Low-Frequency Noise and Effective Trap Density of Short Channel P- and N-Types Junctionless Nanowire TransistorsDORIA, Rodrigo Trevisoli; TREVISOLI, R D; DE SOUZA, Michelly; PAVANELLO, M. A.
2013A physically-based threshold voltage definition, extraction and analytical model for junctionless nanowire transistorsTREVISOLI, R D; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; PAVANELLO, Marcelo A.
2018Static and dynamic compact analytical model for junctionless nanowire transistorsPavanello, Marcelo Antonio; TREVISOLI, RENAN; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly
2014Substrate Bias Influence on the Operation of Junctionless Nanowire TransistorsTREVISOLI, Renan Doria; DORIA, Rodrigo Trevisoli; DE SOUZA, Michelly; PAVANELLO, Marcelo A.
Showing results 1 to 20 of 24  next >