Analog performance of submicron GC SOI MOSFETs
Nenhuma Miniatura disponível
Citações na Scopus
4
Tipo de produção
Artigo de evento
Data
2012-03-17
Autores
NEMER J. P.
Michelly De Souza
Marcelo Antonio Pavanello
FLANDRE, D.
Michelly De Souza
Marcelo Antonio Pavanello
FLANDRE, D.
Orientador
Periódico
2012 8th International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2012
Título da Revista
ISSN da Revista
Título de Volume
Citação
NEMER J. P.; DE SOUZA, M.; PAVANELLO, M. A. ; FLANDRE, D. Analog performance of submicron GC SOI MOSFETs. 2012 8th International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2012, March, 2012.
Texto completo (DOI)
Palavras-chave
Resumo
This paper aims to demonstrate the performance of GC SOI MOSFET devices in comparison to standard SOI MOS transistors, comparing the improvements achieved by the adoption of the GC architecture in a submicron fully depleted SOI technology varying the channel length. The results obtained by two-dimensional numerical simulations show that the best improvement is obtained when the length of lightly doped region length is approximately 100 nm, independently of the total channel length. © 2012 IEEE.