Improved analog operation of junctionless nanowire transistors using back bias

Página do item simplificado
dc.contributor.authorTREVISOLI, R.
dc.contributor.authorRodrido Doria
dc.contributor.authorMichelly De Souza
dc.contributor.authorMarcelo Antonio Pavanello
dc.contributor.authorOrcidhttps://orcid.org/0000-0003-1361-3650
dc.contributor.authorOrcidhttps://orcid.org/0000-0001-6472-4807
dc.contributor.authorOrcidhttps://orcid.org/0000-0003-4448-4337
dc.date.accessioned2022-01-12T21:59:57Z
dc.date.available2022-01-12T21:59:57Z
dc.date.issued2015-03-18
dc.description.abstractThis work reports, for the first time, an analysis of substrate bias on the analog parameters of Junctionless Nanowire Transistors operating as single transistor amplifiers through experimental and simulated data. The study is performed in terms of output conductance, transconductance, open loop voltage gain and transconductance to the drain current ratio. It has been shown that the substrate bias can affect significantly the performance of junctionless devices, such that the positive back bias can reduce the output conductance and improve the voltage gain.
dc.description.firstpage265
dc.description.lastpage268
dc.identifier.citationTREVISOLI, R.; DORIA, R.; DE SOUZA, M. PAVANELLO, M. A. Improved analog operation of junctionless nanowire transistors using back bias. EUROSOI-ULIS 2015 - 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, p. 265-268. March, 2015.
dc.identifier.doi10.1109/ULIS.2015.7063824
dc.identifier.urihttps://repositorio.fei.edu.br/handle/FEI/3967
dc.relation.ispartofEUROSOI-ULIS 2015 - 2015 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon
dc.rightsAcesso Restrito
dc.subject.otherlanguageAnalog Operation
dc.subject.otherlanguageJunctionless Transistors
dc.subject.otherlanguageSubstrate Bias
dc.titleImproved analog operation of junctionless nanowire transistors using back bias
dc.typeArtigo de evento
fei.scopus.citations10
fei.scopus.eid2-s2.0-84926431746
fei.scopus.subjectAnalog operations
fei.scopus.subjectJunctionless devices
fei.scopus.subjectJunctionless transistors
fei.scopus.subjectNanowire transistors
fei.scopus.subjectOpen-loop voltage
fei.scopus.subjectOutput conductance
fei.scopus.subjectSingle transistors
fei.scopus.subjectSubstrate bias
fei.scopus.updated2024-07-01
fei.scopus.urlhttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84926431746&origin=inward
Arquivos
Coleções
Artigos