Cryogenic operation of FinFETs aiming at analog applications
dc.contributor.author | Pavanello M.A. | |
dc.contributor.author | Martino J.A. | |
dc.contributor.author | Simoen E. | |
dc.contributor.author | Claeys C. | |
dc.date.accessioned | 2019-08-19T23:45:09Z | |
dc.date.available | 2019-08-19T23:45:09Z | |
dc.date.issued | 2009 | |
dc.description.abstract | FinFETs are recognized as promising candidates for the CMOS nanometer era. In this paper the most recent results for cryogenic operation of FinFETs will be demonstrated with special emphasis on analog applications. Threshold voltage, subthreshold slope and carrier mobility will be studied. Also some important figures of merit for analog circuit operation as for readout electronics, such as transconductance, output conductance and intrinsic voltage gain will be covered. It is demonstrated that the threshold voltage of undoped narrow FinFETs is less temperature-dependent than for a planar single-gate device with similar doping concentration. The temperature reduction improves the transconductance over drain current ratio in any operational region. On the other hand, the output conductance is degraded when the temperature is reduced. The combination of these effects shows that the intrinsic gain of a L = 90 nm FinFET is degraded by 2 dB when the temperature reduces from 300 K to 100 K. © 2009 Elsevier Ltd. All rights reserved. | |
dc.description.firstpage | 590 | |
dc.description.issuenumber | 11 | |
dc.description.lastpage | 594 | |
dc.description.volume | 49 | |
dc.identifier.citation | PAVANELLO, Marcelo A.; MARTINO, João Antonio; SIMOEN, Eddy; CLAEYS, Cor. Cryogenic Operation of FinFETs Aiming at Analog Applications. Cryogenics (Guildford), v. 49, n. 11, p. 590-594, 2009. | |
dc.identifier.doi | 10.1016/j.cryogenics.2008.12.012 | |
dc.identifier.issn | 0011-2275 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/1075 | |
dc.relation.ispartof | Cryogenics | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | A. Semiconductors | |
dc.subject.otherlanguage | D. Cryoelectronics | |
dc.title | Cryogenic operation of FinFETs aiming at analog applications | |
dc.type | Artigo | |
fei.scopus.citations | 26 | |
fei.scopus.eid | 2-s2.0-70350616420 | |
fei.scopus.subject | A. Semiconductors | |
fei.scopus.subject | Analog applications | |
fei.scopus.subject | Cryogenic operations | |
fei.scopus.subject | D. Cryoelectronics | |
fei.scopus.subject | Doping concentration | |
fei.scopus.subject | Figures of merits | |
fei.scopus.subject | FinFETs | |
fei.scopus.subject | Nanometer era | |
fei.scopus.subject | Operational regions | |
fei.scopus.subject | Output conductance | |
fei.scopus.subject | Readout Electronics | |
fei.scopus.subject | Single-gate devices | |
fei.scopus.subject | Subthreshold slope | |
fei.scopus.subject | Temperature dependent | |
fei.scopus.subject | Temperature reduction | |
fei.scopus.subject | Voltage gain | |
fei.scopus.updated | 2024-11-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=70350616420&origin=inward |