Technological parameters scaling influence on the analog performance of Graded-Channel SOI nMOSFET transistors
Nenhuma Miniatura disponível
Citações na Scopus
4
Tipo de produção
Artigo de evento
Data
2014-01-20
Autores
ASSALTI, R.
Marcelo Antonio Pavanello
Michelly DE Souza
FLANDRE, D.
Marcelo Antonio Pavanello
Michelly DE Souza
FLANDRE, D.
Orientador
Periódico
2014 International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2014 - Conference Proceedings
Título da Revista
ISSN da Revista
Título de Volume
Citação
ASSALTI, R.; PAVANELLO, M. A.; DE SOUZA, M.; FLANDRE, D. Technological parameters scaling influence on the analog performance of Graded-Channel SOI nMOSFET transistors. 2014 International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2014 - Conference Proceedings. Jan. 2014.
Texto completo (DOI)
Palavras-chave
Resumo
This paper aims at analyzing, through two-dimensional numerical simulations and experimental results, the influence of technological parameters downscaling on the analog performance of Graded-Channel FD SOI nMOSFET transistors. Front gate oxide and silicon film thicknesses, channel doping concentration, total channel and lightly doped region lengths have been varied to target the highest intrinsic voltage gain.