Performance and transport analysis of vertically stacked p-FET SOI nanowires
dc.contributor.author | PAZ, B. C. | |
dc.contributor.author | Marcelo Antonio Pavanello | |
dc.contributor.author | CASSE, M. | |
dc.contributor.author | BARRAUD, S. | |
dc.contributor.author | REIMBOLD, G. | |
dc.contributor.author | VINET, M. | |
dc.contributor.author | FAYNOT, O. | |
dc.contributor.authorOrcid | https://orcid.org/0000-0003-1361-3650 | |
dc.date.accessioned | 2022-01-12T21:58:06Z | |
dc.date.available | 2022-01-12T21:58:06Z | |
dc.date.issued | 2017-06-29 | |
dc.description.abstract | This work presents the performance and transport characteristics of vertically stacked p-MOSFET SOI nanowires (NWs) with inner spacers and epitaxial growth of SiGe raised source/drain. Electrical characterization is performed for NWs with [110] and [100] channel orientations, as a function of both fin width (WFIN) and channel length (L). Results show a good electrostatic control and reduced short channel effects (SCE) down to 15nm gate length. Improved effective mobility is obtained for [110]-oriented NWs due to higher sidewall mobility contribution. | |
dc.description.firstpage | 79 | |
dc.description.lastpage | 82 | |
dc.identifier.citation | PAZ, B. C.; PAVANELLO, M. A.; CASSE, M.; BARRAUD, S.; REIMBOLD, G.; VINET, M.; FAYNOT, O. Performance and transport analysis of vertically stacked p-FET SOI nanowires. Joint International EUROSOl Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings, p. 79-82, jun. 2017. | |
dc.identifier.doi | 10.1109/ULIS.2017.7962606 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/3839 | |
dc.relation.ispartof | Joint International EUROSOl Workshop and International Conference on Ultimate Integration on Silicon-ULIS, EUROSOI-ULIS 2017 - Proceedings | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | channel orientation | |
dc.subject.otherlanguage | electrical characterization | |
dc.subject.otherlanguage | performance | |
dc.subject.otherlanguage | SOI MOSFET | |
dc.subject.otherlanguage | transport | |
dc.subject.otherlanguage | vertically stacked nanowire | |
dc.title | Performance and transport analysis of vertically stacked p-FET SOI nanowires | |
dc.type | Artigo de evento | |
fei.scopus.citations | 4 | |
fei.scopus.eid | 2-s2.0-85026737766 | |
fei.scopus.subject | Channel orientations | |
fei.scopus.subject | Electrical characterization | |
fei.scopus.subject | performance | |
fei.scopus.subject | SOI-MOSFETs | |
fei.scopus.subject | transport | |
fei.scopus.updated | 2024-07-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85026737766&origin=inward |