Asymmetric self-cascode configuration to improve the analog performance of SOI nMOS transistors

Página do item simplificado
dc.contributor.authorMichelly De Souza
dc.contributor.authorFLANDRE, D.
dc.contributor.authorMarcelo Antonio Pavanello
dc.date.accessioned2022-01-12T22:03:03Z
dc.date.available2022-01-12T22:03:03Z
dc.date.issued2011-10-11
dc.description.abstractIn this work an asymmetric self-cascode (SC) structure implemented in a 150nm technology have been studied as a function of the threshold voltage and length of both transistors in the structure, aiming to improve the analog characteristics of FD SOI transistors. Experimal results indicate that this structure provided improvement in comparison to single and symmetric (SC) transistors, and that it depends on the saturation voltage of both transistors. The effect of threshold voltage and length variation of both transistors have been analyzed through 2D numerical simulations. The obtained results showed that the analog characteristics of the A-SC is improved both by reducing V T,2 and increasing L 1 and/or L 2, although there would be a maximum M 2 length in which no significant g D reduction is observed. By properly choosing these parameters, a g D reduction of more than one order of magnitude can be achieved. The A-SC has shown to provide an intrinsic voltage gain improvement of more than 20dB in comparison to single devices with similar effective channel length. © 2011 IEEE.
dc.identifier.citationDE SOUZA, M.; FLANDRE, D.; PAVANELLO, M. A. Asymmetric self-cascode configuration to improve the analog performance of SOI nMOS transistors. Proceedings - IEEE International SOI Conference, Oct. 2011.
dc.identifier.doi10.1109/SOI.2011.6081716
dc.identifier.urihttps://repositorio.fei.edu.br/handle/FEI/4177
dc.relation.ispartofProceedings - IEEE International SOI Conference
dc.rightsAcesso Restrito
dc.titleAsymmetric self-cascode configuration to improve the analog performance of SOI nMOS transistors
dc.typeArtigo de evento
fei.scopus.citations26
fei.scopus.eid2-s2.0-83455169165
fei.scopus.subject2-D numerical simulation
fei.scopus.subjectAnalog performance
fei.scopus.subjectEffective channel length
fei.scopus.subjectNMOS transistors
fei.scopus.subjectSaturation voltage
fei.scopus.subjectSOI transistors
fei.scopus.subjectVoltage gain
fei.scopus.updated2025-01-01
fei.scopus.urlhttps://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=83455169165&origin=inward
Arquivos
Coleções
Artigos