Intrinsic gate capacitances of n-type junctionless nanowire transistors using a three-dimensional device simulation and experimental measurements

Nenhuma Miniatura disponível
Citações na Scopus
0
Tipo de produção
Artigo de evento
Data
2012-09-02
Autores
MARINIELLO, G.
Rodrido Doria
TREVISOLI, R. D.
Michelly De Souza
Marcelo Antonio Pavanello
Orientador
Periódico
ECS Transactions
Título da Revista
ISSN da Revista
Título de Volume
Citação
MARINIELLO, G.; DORIA, R.; TREVISOLI, R. D.; DE SOUZA, M.; PAVANELLO, M. A. Intrinsic gate capacitances of n-type junctionless nanowire transistors using a three-dimensional device simulation and experimental measurements. ECS Transactions, v. 49, n. 1, p. 231-239, 2012.
Texto completo (DOI)
Palavras-chave
Resumo
Junctionless Nanowire transistors have been recently proposed as an alternative to overcome the short channel effect caused by the reduction of the transistors dimensions. These devices behave like a gated resistor due to the lack of the p-n junctions in the channel/ source and channel/drain regions. The influence of doping concentration, silicon width, silicon height and gate oxide thickness on the intrinsic gate capacitances are presented in this paper by using three-dimensional numerical simulations and experimental results of fabricated devices. Also the influence of the applied drain bias in the components of the intrinsic gate capacitances is addressed. © The Electrochemical Society.

Coleções