Liquid helium temperature analog operation of asymmetric self-cascode FD SOI MOSFETs
Nenhuma Miniatura disponível
Citações na Scopus
5
Tipo de produção
Artigo de evento
Data
2012-10-04
Autores
Michelly De Souza
KILCHTYSKA, V.
FLANDRE, D.
Marcelo Antonio Pavanello
KILCHTYSKA, V.
FLANDRE, D.
Marcelo Antonio Pavanello
Orientador
DE SOUZA, M.; KILCHTYSKA, V.; FLANDRE, D.; PAVANELLO, M. A. Liquid helium temperature analog operation of asymmetric self-cascode FD SOI MOSFETs. Proceedings - IEEE International SOI Conference, Oct., 2012.
Periódico
Proceedings - IEEE International SOI Conference
Título da Revista
ISSN da Revista
Título de Volume
Citação
Texto completo (DOI)
Palavras-chave
Resumo
Fully Depleted (FD) SOI technology is well known to provide improved analog performance of CMOS transistors [1, 2]. However, FD SOI transistors may suffer from parasitic bipolar effects (PBE) that cause the degradation of the output conductance [3]. The use of cascode transistors with common gate (making a self-cascode-SC topology) has been shown to reduce the output conductance of MOSFETs, while keeping some advantages of long-channel transistors [4]. Fig. 1 represents the self-cascode transistor, composed by transistors MS and MD, with channel lengths LS and LD, and threshold voltages VT, S and VT, D, respectively (with VT, S = VT, D in the symmetric SC-S-SC). Recent works [5, 6] showed that the use of different threshold voltages (VT) for MS and MD (so-called asymmetric self-cascode-A-SC) is able to further enhance the analog properties of SC n-and pMOS transistors, in comparison to the S-SC, at room temperature (RT). In this paper the enhanced analog performance of asymmetric SC structure is experimentally demonstrated at deep cryogenic environments emphasizing its capability to minimize (or even suppress) PBE in FD SOI n-and p-type MOSFETs at liquid helium temperature (LHT), where this effect is more pronounced [7]. © 2012 IEEE.