Analog performance of n-and p-FET SOI nanowires including channel length and temperature influence
dc.contributor.author | PAZ, B. C. | |
dc.contributor.author | Marcelo Antonio Pavanello | |
dc.contributor.author | CASSE, M. | |
dc.contributor.author | BARRAUD, S. | |
dc.contributor.author | REIMBOLD, G. | |
dc.contributor.author | VINET, M. | |
dc.contributor.author | FAYNOT, O. | |
dc.contributor.authorOrcid | https://orcid.org/0000-0003-1361-3650 | |
dc.date.accessioned | 2022-01-12T21:59:03Z | |
dc.date.available | 2022-01-12T21:59:03Z | |
dc.date.issued | 2016-01-27 | |
dc.description.abstract | This work aims to present the analog performance of silicon n-Type and p-MOSFET SOI nanowires. Analog parameters are shown at room temperature for both n-and p-Type, long and short channel devices with different channel width. Results for long channel n-MOS nanowires are investigated for the first time for low temperatures down to 100K. Moreover, an analysis is shown comparing the intrinsic voltage gain in nanowires and quasi-planar transistors. The mobility dependence on the temperature is found to be the key parameter to describe the behavior of both transconductance and output conductance when decreasing temperature. | |
dc.description.firstpage | 170 | |
dc.description.lastpage | 173 | |
dc.identifier.citation | PAZ, B. C.; PAVANELLO, M. A.; CASSE, M.; BARRAUD, S.; REIMBOLD, G.; VINET, M.; FAYNOT, O. Analog performance of n-and p-FET SOI nanowires including channel length and temperature influence. 2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2016, p. 170-173, Jan. 2016. | |
dc.identifier.doi | 10.1109/ULIS.2016.7440080 | |
dc.identifier.uri | https://repositorio.fei.edu.br/handle/FEI/3903 | |
dc.relation.ispartof | 2016 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2016 | |
dc.rights | Acesso Restrito | |
dc.subject.otherlanguage | Analog performance | |
dc.subject.otherlanguage | Low temperature | |
dc.subject.otherlanguage | Mobility dependence | |
dc.subject.otherlanguage | Nanowires | |
dc.title | Analog performance of n-and p-FET SOI nanowires including channel length and temperature influence | |
dc.type | Artigo de evento | |
fei.scopus.citations | 8 | |
fei.scopus.eid | 2-s2.0-84966455394 | |
fei.scopus.subject | Analog parameters | |
fei.scopus.subject | Analog performance | |
fei.scopus.subject | Intrinsic voltage gains | |
fei.scopus.subject | Low temperatures | |
fei.scopus.subject | Output conductance | |
fei.scopus.subject | Planar transistors | |
fei.scopus.subject | Short-channel devices | |
fei.scopus.subject | Temperature influence | |
fei.scopus.updated | 2024-07-01 | |
fei.scopus.url | https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84966455394&origin=inward |