Customized Imperialist Competitive Algorithm Methodology to Optimize Robust Miller CMOS OTAs
Carregando...
Arquivos
Citações na Scopus
1
Tipo de produção
Artigo
Data
2022
Autores
GALEMBECK, E. H. S.
Salvador Gimenez
MORETO, R. A. D. L.
Salvador Gimenez
MORETO, R. A. D. L.
Orientador
Periódico
Electronics (Switzerland)
Título da Revista
ISSN da Revista
Título de Volume
Citação
GALEMBECK, E. H. S.; GIMENEZ, S.; MORETO, R. A. D. L. Customized Imperialist Competitive Algorithm Methodology to Optimize Robust Miller CMOS OTAs. Electronics (Switzerland), v.11, v. 23, nov. 2022.
Texto completo (DOI)
Palavras-chave
Resumo
© 2022 by the authors.The design and optimization of the analog complementary metal-oxide-semiconductor (CMOS) integrated circuits (ICs) are intrinsically complicated and depend heavily on the designer’s experience, and are associated with very long design and optimization-cycle times. In addition, in order to the analog and radiofrequency (RF) CMOS IC work suitably in practice, it is necessary to perform robustness analyses (RAs) through Simulation Program with Integrated Circuit Emphasis (SPICE) simulations, which result in still-higher design and optimization cycle times and therefore represent the biggest bottleneck to the launching of new electronic products. In this context, this manuscript aims to present, for the first time, the use of a custom imperialist competitive algorithm (ICA) in order to reduce the design and optimization-cycle times of analog CMOS ICs. In this study, we implement some Miller CMOS operational transconductance amplifiers (OTAs) using the computational tool named iMTGSPICE, considering two different bulk CMOS IC manufacturing processes from Taiwan Semiconductor Company (TSMC) (180 nm and 65 nm nodes) and two evolutionary optimization methodologies of artificial intelligence, i.e., ICA and a genetic algorithm (GA). The main result obtained by this work shows that, by using an ICA-customized evolutionary algorithm to perform the design and optimization processes of Miller CMOS OTAs, it is possible to reduce the design and optimization-cycle times by up to 83% in relation to those implemented with the GA-customized evolutionary algorithm, achieving practically the same electrical performance.