Synthesis of low-power synchronous digital systems operating in double-edge of the clock
Nenhuma Miniatura disponível
Citações na Scopus
0
Tipo de produção
Artigo de evento
Data
2012-11-09
Autores
OLIVEIRA, D. L.
CURTINHA, T.
FARIA, L.
ROMANO, L.
CURTINHA, T.
FARIA, L.
ROMANO, L.
Orientador
Periódico
Proceedings of the 6th Andean Region International Conference, Andescon 2012
Título da Revista
ISSN da Revista
Título de Volume
Citação
OLIVEIRA, D. L.; CURTINHA, T.; FARIA, L.; ROMANO, L. Synthesis of low-power synchronous digital systems operating in double-edge of the clock. Proceedings of the 6th Andean Region International Conference, Andescon, p. 59-62, 2012.
Texto completo (DOI)
Palavras-chave
Resumo
In a synchronous digital system, the activity of the clock signal is a major energy consumer. It is responsible for 15% to 45% of the total consumed energy. Once reducing the activity of the clock signal, it is possible not only a reduction of the considered energy, but also a reduction of clock skew problems and electromagnetic iteration. An interesting strategy to achieve this goal is to design the synchronous digital system to operate in transitions of both edges of the clock signal (double-edge triggered - DET), once it allows a 50% reduction in the frequency of the clock signal, although showing the same processing rate data. In this paper it is proposed a method that synthesizes synchronous digital systems that operate on both edges of the clock signal, using only flip-flops sensitive to a single edge of the clock signal (single-edge triggered flip-flops - SET-FF) as components of the state memory. The proposed method presents good results and a high probability of practical implementation. © 2012 IEEE.