Verilog-A Implementation of Static and Dynamic Trigate Junctionless Nanowire Transistor Compact Model
Nenhuma Miniatura disponível
Citações na Scopus
0
Tipo de produção
Artigo de evento
Data
2019-02-27
Autores
MOREIRA, C. V.
TREVISOLI, R.
Marcelo Antonio Pavanello
TREVISOLI, R.
Marcelo Antonio Pavanello
Orientador
Periódico
Latin American Electron Devices Conference, LAEDC 2019
Título da Revista
ISSN da Revista
Título de Volume
Citação
MOREIRA, C. V.; TREVISOLI, R.; PAVANELLO, M. A. Verilog-A Implementation of Static and Dynamic Trigate Junctionless Nanowire Transistor Compact Model. Latin American Electron Devices Conference, LAEDC 2019, Feb. 2019.
Texto completo (DOI)
Palavras-chave
Resumo
This paper presents the results of static and dynamic compact model of trigate junctionless nanowire transistor implementation in Verilog-A language to allow SPICE circuits simulations. The model implementation for n-type and p-type junctionless transistors has been compared with 3D Technology Computer-Aided Design (TCAD) simulations for several biases, doping concentrations, channel length and fin width, showing good agreement.