Simulation of miller OpAmp analog circuit with FinFET transistors
Nenhuma Miniatura disponível
Citações na Scopus
5
Tipo de produção
Artigo de evento
Data
2012-03-17
Autores
CONTRERAS, E.
CERDEIRA, A.
Marcelo Antonio Pavanello
CERDEIRA, A.
Marcelo Antonio Pavanello
Orientador
Periódico
2012 8th International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2012
Título da Revista
ISSN da Revista
Título de Volume
Citação
CONTRERAS, E.; CERDEIRA, A.; PAVANELLO, M. A. Simulation of miller OpAmp analog circuit with FinFET transistors. 2012 8th International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2012. March. 2012.
Texto completo (DOI)
Palavras-chave
Resumo
In this paper we present a methodology to use the Symmetric Doped Double-Gate Model implemented in Verilog-A to simulate analog circuits with FinFET Technology. A Miller operational Amplifier was simulated in SPICE simulator and the results were validated comparing them with experimental data published in previous works. © 2012 IEEE.