Reliability performance characterization of SOI FinFets
Nenhuma Miniatura disponível
Citações na Scopus
1
Tipo de produção
Artigo de evento
Data
2009-06-02
Autores
CLAEYS, C.
PUT, S.
RAFI, J. M.
Marcelo Antonio Pavanello
MARTINO, J. A.
SIMOEN, E.
PUT, S.
RAFI, J. M.
Marcelo Antonio Pavanello
MARTINO, J. A.
SIMOEN, E.
Orientador
Periódico
2009 2nd International Workshop on Electron Devices and Semiconductor Technology, IEDST '09
Título da Revista
ISSN da Revista
Título de Volume
Citação
CLAEYS, C.; PUT, S.; RAFI, J. M.; PAVANELLO, M. A.; MARTINO, J. A.; SIMOEN, E. Reliability performance characterization of SOI FinFets. 2009 2nd International Workshop on Electron Devices and Semiconductor Technology, IEDST '09. Jun. 2022.
Texto completo (DOI)
Palavras-chave
Resumo
FinFET devices are explicitly mentioned in the ITRS roadmap and have a good potential for scaling CMOS to 22 nm and below. Some physical characterization and reliability aspects of these devices are reviewed. Attention is given to transient floating body effects and low frequency noise, which may yield information on the materials' characteristics like carrier recombination lifetime or interface and oxide trap density. These methods can be useful to study the performance of these components under harsh operation conditions of low or high temperature, or at high bias voltages. ©2009 IEEE.