Engenharia Elétrica
URI permanente desta comunidadehttps://repositorio.fei.edu.br/handle/FEI/21
Navegar
7 resultados
Resultados da Pesquisa
- The influence of the substrate bias in Junctionless nanowire transistors(2013-09-06) TREVISOLI, R. D..; Rodrido Doria; Michelly De Souza; Marcelo Antonio PavanelloThis work aims at analyzing the influence of the substrate bias in the operation of Junctionless Nanowire Transistors. The analysis is based on simulated and experimental data. The discussion about the substrate influence on the devices operation is also accomplished by modeled results. The threshold voltage and the maximum transconductance dependence on the substrate bias are the key parameters under analysis. © 2013 IEEE.
- Analog operation of junctionless nanowire transistors down to liquid helium temperature(2014-07-09) TREVISOLI, R.; Michelly De Souza; Rodrido Doria; KILCHYTSHA, V.; FLANDRE, D.; Marcelo Antonio PavanelloThe aim of this work is to analyze the analog operation of Junctionless Nanowire Transistors at temperatures down to liquid helium temperature. The analysis is performed in terms of the transconductance, open loop voltage gain and output conductance for experimental long channel devices. It is shown that the temperature reduction can affect significantly the analog performance of the devices. © 2014 IEEE.
- Effect of the temperature on on Junctionless Nanowire Transistors electrical parameters down to 4K(2014-10-29) TREVISOLI, R.; Michelly De Souza; Rodrido Doria; KILCHTYSKA, V.; FLANDRE, D.; Marcelo Antonio PavanelloThe aim of this work is to analyze the operation of Junctionless Nanowire Transistors at liquid helium temperature, focusing the operation at linear regime. The drain current, the transconductance, the low field mobility, subthreshold slope, the interface trap density and the channel resistance are the key parameters under analysis.
- Effective mobility analysis of n- and p-types SOI junctionless nanowire transistors(2014-10-29) Rodrido Doria; TREVISOLI, R.; Michelly De Souza; Marcelo Antonio PavanelloThis paper reports the behavior of the effective mobility of n- and p-type SOI Trigate Junctionless Nanowire Transistors with different doping concentrations and channel widths down to 20 nm-wide devices. It is shown that the mobility of extremely narrow devices can overcome the bulk silicon mobility independently of the device type. The increase in the maximum mobility observed in narrow devices seems to be more pronounced for heavier doped devices.
- Improved analog operation of junctionless nanowire transistors using back bias(2015-03-18) TREVISOLI, R.; Rodrido Doria; Michelly De Souza; Marcelo Antonio PavanelloThis work reports, for the first time, an analysis of substrate bias on the analog parameters of Junctionless Nanowire Transistors operating as single transistor amplifiers through experimental and simulated data. The study is performed in terms of output conductance, transconductance, open loop voltage gain and transconductance to the drain current ratio. It has been shown that the substrate bias can affect significantly the performance of junctionless devices, such that the positive back bias can reduce the output conductance and improve the voltage gain.
- Effective channel length in Junctionless Nanowire Transistors(2015-10-13) TREVISOLLI, R.; Rodrido Doria; Michelly De Souza; Marcelo Antonio PavanelloThe aim of this work is to analyze the influence of the lateral depletion induced by the gate towards the source/drain regions on the effective channel length of Junctionless Nanowire Transistors. The effective channel length increase at the subthreshold regime is analyzed by means of simulations together with experimental results, showing that the JNT can be significantly longer than the gate length.
- A new series resistance extraction method for junctionless nanowire transistors(2016-11-02) TREVISOLI, R.; Rodrido Doria; Michelly De Souza; BARRAUD, S.; VINET, M.; Marcelo Antonio PavanelloSeries resistance can severely affect the electrical behavior of such Junctionless Nanowire Transistors. The aim of this work is to propose a new method for the extraction of the series resistance in Junctionless Nanowire Transistors. The method is validated by means of tridimensional numerical simulations and experimental results, using transistors with different widths and doping concentrations.